Core concept
H100: 64k 32-bit registers per SM. If kernel uses 128 regs/thread, max 512 threads/SM = 16 warps.
Advertisement
How it works
Nvcc allows maxregisters flag. Trade register spills (bad) vs occupancy.
Advertisement
Trade-offs + gotchas
Complex kernels + long math chains. Compiler decides — programmer influences via code style.